FSM Decomposition and Functional Verification of FSM Networks
نویسندگان
چکیده
منابع مشابه
FSM Decomposition for Low Power in FPGA
In this paper, the realization of low power finite state machines (FSMs) on FPGAs using decomposition techniques is addressed. The original FSM is divided into two submachines using a probabilistic criterion. Only one submachine is active at a time, meanwhile the other is disabled to save power. Different deactivation alternatives and state encoding have been studied. For each option, actual me...
متن کاملFSM Partitioning and Synthesis Targeting an Embedded Autonomous FSM
This paper concerns the synthesis of complex finite state machines (FSM) by a novel partitioning and encoding approach. The target architecture is a generalization of FSM implementations with embedded loadable counters. Starting with a subgraph extraction constraints driven partitioning generates three parts, a sequencing, a command and an autonomous logic block. By solving the encoding problem...
متن کاملDecompositional Design of Testable FSM Networks
It has been well-known that Finite State Machines (FSMs) are difficult to test. The problem of FSM testing can be regarded as an identification problem: to design input sequence (test) capable to distinguish a given (fault-free) FSM from all other (faulty) ones. Testing methods based on checking experiments theory [1,2] are not widely used in practical, because of the high upper bound of checki...
متن کاملVerification of FSM using Attributes Definition of NPCs Models
The NPC (Non Playable Character) model is a very significant factor in the area of the on-line computer games and the design of virtual space systems. FSM (Finite State Machine) is the most widely used algorithm which uses the finite states to represent the behaviors of NPCs. The correct specification about the artificially intelligent NPC model prevents us from losing the resources in the phas...
متن کاملFSM-Based Formal Compliance Verification of Interface Protocols
Verifying whether a building block conforms to a specific interface protocol is one of the important steps in a platform-based system-on-a-chip design methodology. There are limitations for most of the existing methods for interface protocol compliance verification. Simulation-based methods have the false positive problem while formal property checking methods may suffer from memory explosion a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: VLSI Design
سال: 1995
ISSN: 1065-514X,1563-5171
DOI: 10.1155/1995/62636